



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/623,581	07/22/2003	Isamu Kobori	07977-024003	6534
26171	7590	07/13/2005	EXAMINER	
FISH & RICHARDSON P.C. P.O. BOX 1022 MINNEAPOLIS, MN 55440-1022			ISAAC, STANETTA D	
			ART UNIT	PAPER NUMBER
			2812	

DATE MAILED: 07/13/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	10/623,581	KOBORI ET AL.
	Examiner	Art Unit
	Stanetta D. Isaac	2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 09 June 2005.
 2a) This action is **FINAL**. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 16-36 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 16-36 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.


Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on 22 July 2003 is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.



LYNNE A. GURLEY

PRIMARY PATENT EXAMINER

TC 2800, AU 2812

4) Interview Summary (PTO-413)
 Paper No(s)/Mail Date. _____.
 5) Notice of Informal Patent Application (PTO-152)
 6) Other: _____.

Attachment(s)

1) Notice of References Cited (PTO-892)
 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
 Paper No(s)/Mail Date 7/22/03.

DETAILED ACTION

This Office Action is in response to the amendment filed on 6/09/05. Currently, claims 16-36 are pending.

Information Disclosure Statement

The information disclosure statement (IDS) was submitted on 7/22/03. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Specification

The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 16, 17, 19-23, 25-31 and 33-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto US Patent 5,396,084 in view of Iwanaga et al., US Patent 5,932,484.

Matsumoto discloses the semiconductor method substantially as claimed. See figures, 1-5, and corresponding text, where Matsumoto shows, pertaining to claim 16, a method for forming an active matrix circuit comprising a transistor, said method comprising: doping a p-type impurity into a semiconductor layer **13** by ion doping to form a source region **13b** and drain region in said semiconductor layer, said semiconductor layer comprising a part to become a channel region between said source region and said drain region; forming a gate electrode adjacent to said part to become said channel region (figure 2C; col. 4, lines 18-34); activating said p-type impurity by annealing (col. 4, lines 30-34); and forming an interlayer insulating film comprising silicon nitride layer **19** and a silicon oxide layer over said semiconductor layer by plasma CVD, said silicon nitride layer and said silicon oxide layer formed over said gate electrode and said semiconductor layer; and forming a conductive layer over said interlayer insulating film, wherein said transistor of said active matrix circuit comprises said channel region and said gate electrode and said source region and said drain region (figure 1; col. 4, lines 65-68; col. 5, lines 6-21). In addition, Matsumoto shows, pertaining to claim 17, wherein said active matrix circuit is incorporated into a liquid-crystal display (figure 5; col. 1, lines 5-10). Also, Matsumoto shows, pertaining to claim 19, wherein said active matrix circuit is incorporated into a liquid-crystal electro-optical device (figure 5; col. 1, lines 5-10 *Note: it is inherent that a liquid-crystal electro-optical device is included as a type of liquid-crystal display device*). Finally,

Matsumoto shows, pertaining to claim 21, further comprising crystallizing said amorphous island (see abstract).

Matsumoto shows, pertaining to claims 22 and 28, a method for forming an active matrix circuit comprising a transistor, said method comprising: doping a p-type impurity into a semiconductor layer **13** by ion doping to form a p-type impurity region in said semiconductor layer, said semiconductor layer comprising a part to become a channel region adjacent to said p-type impurity region; forming a gate electrode adjacent to said part to become said channel region (figure 2C; col. 4, lines 18-34); activating said p-type impurity by annealing (col. 4, lines 30-34); and forming an interlayer insulating film comprising silicon nitride layer **19** and a silicon oxide layer over said semiconductor layer by plasma CVD, said silicon nitride layer and said silicon oxide layer formed over said gate electrode and said semiconductor layer; and forming a conductive layer multi-layer film over said interlayer insulating film, wherein said transistor of said active matrix circuit comprises said channel region and said gate electrode and said p-type impurity region (figure 1; col. 4, lines 65-68; col. 5, lines 6-21). In addition, Matsumoto shows, pertaining to claims 23 and 31, wherein said active matrix circuit is incorporated into a liquid-crystal display (figure 5; col. 1, lines 5-10). Also, Matsumoto shows, pertaining to claims 25 and 33, wherein said active matrix circuit is incorporated into a liquid-crystal electro-optical device (figure 5; col. 1, lines 5-10 *Note*: it is inherent that a liquid-crystal electro-optical device is included as a type of liquid-crystal display device). Finally, Matsumoto shows, pertaining to claims 27 and 35, further comprising crystallizing said amorphous semiconductor island.

However, Matsumoto fails to show, pertaining to claims 16, 22, 28 and 36, forming a conductive layer (multi-layer) comprising titanium and an aluminum over said interlayer

insulating film. In addition, Matsumoto fails to show, pertaining to claims 20, 26 and 34, a method, wherein said semiconductor layer comprises an amorphous semiconductor island having a plane area of $1000 \mu\text{m}^2$ or less. Also, Matsumoto fails to show, pertaining to claim 29, a method, wherein said conductive layer comprises an electrode. Finally, Matsumoto fails to show, pertaining to claim 30, a method wherein said conductive layer comprises a wiring.

Iwanaga teaches, on figures 7A-7E, and corresponding text, a similar method of forming an active matrix circuit, where titanium and aluminum layers are deposited on a interlayer dielectric through a contact hole, and patterned to form an interconnecting electrode (col. 11, lines 43-67; col. 12, lines 1-5).

It would have been obvious to one of ordinary skill in the art to incorporate, forming a conductive layer comprising titanium and an aluminum over said interlayer insulating film; a method, wherein said conductive layer comprises an electrode; a method wherein said conductive layer comprises a wiring; a method wherein said titanium and said aluminum are formed in a multi-layer film, pertaining to claims 16, 22, 28-30 and 36, in the method of Matsumoto, according to the teachings of Iwanaga, with the motivation of, forming an electrical contact to the source region of the thin film transistor device, for the purpose of creating a more efficient connection, resulting in an increased reduction of ohmic contact resistance.

It would have been obvious to one of ordinary skill in the art to incorporate, the method wherein said semiconductor layer comprises an amorphous semiconductor island having a plane area of $1000 \mu\text{m}^2$ or less, pertaining to claims 20, 26 and 34, in the method of Matsumoto, according to both the teachings of Matsumoto in view of Iwanaga, with the motivation that, the conventional active matrix circuits, taught by both Matsumoto and Iwanaga, generally include a

plurality of thin film transistor devices used as a driving circuit, where these transistors are formed on semiconductor islands. For example, as stated in the abstract, Matsumoto teaches, forming a polysilicon island by crystallizing amorphous silicon film. Therefore, forming an amorphous semiconductor island having an area of $1000 \mu\text{m}^2$ or less, would result in routine experimentation.

Claims 18, 24, and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsumoto US Patent 5,396,084 in view of Iwanaga et al., US Patent 5932,484 in further in view of Shannon US Patent 5,466,617.

Matsumoto in view of Iwanaga discloses the semiconductor substantially as claimed. See the preceding rejection of claims 16, 17, 19-23, 25-31 and 33-36 under 35 U.S.C. 103(a).

However, Matsumoto in view of Iwanaga, fails to show, pertaining to claims 18, 24 and 32, a method wherein said active matrix circuit is incorporated into an image sensor.

Shannon teaches, a similar method of forming an active matrix circuit that is incorporated into an image sensor (col. 9, lines 63-67; col. 10, lines 1-3).

It would have been obvious to one of ordinary skill in the art to incorporate, wherein said active matrix circuit is incorporated into an image sensor, pertaining to claims 18, 24 and 32, in the method of Matsumoto in view of Iwanaga, according to the teachings of Shannon, with the motivation of creating a different electronic device that requires the use of a switching array (active matrix), for the purpose of controlling an array of image sensing devices.

Response to Arguments

Applicant's arguments filed 6/09/05 have been fully considered but they are not persuasive. In response to Applicant's Remarks, pages 6-8:

Applicant raises the clear issue of whether Matsumoto taken alone, or in combination of Matsumoto in view of Iwanaga in further view of Shannon, would suggest forming an active matrix circuit by forming an interlayer insulating film that includes a silicon nitride layer and a silicon oxide layer over the recited gate electrode.

The Examiner takes the position that the method of forming an active matrix circuit comprising a transistor, where Matsumoto teaches the first interlayer insulating film to be made of silicon oxide or silicon nitride and the second interlayer insulating film be also made of silicon oxide or silicon nitride, and both interlayer insulating films are formed by a plasma CVD method, would include an interlayer insulating film that has both a silicon nitride layer and a silicon oxide layer over the recited gate electrode. Specifically, in figure 1, a first interlayer insulating film **19** and a second interlayer insulating film **21**, is sequentially formed over the gate electrodes **15** and **16**, where as stated in col. 4, lines 65-68; col. 5, lines 6-10, the first and second interlayer insulating films are formed of either silicon nitride or silicon oxide. Therefore, since both interlayer insulating films include one of silicon nitride or silicon oxide materials the combination of an interlayer insulating film with a silicon nitride layer and a silicon oxide layer will be included within the combined first and second interlayer insulating films.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stanetta Isaac
Patent Examiner
July 10, 2005



LYNNE A. GURLEY
PRIMARY PATENT EXAMINER
TC 2800, AU 2812